







NEPTUNE JTAG CONNECTOR




RF SPI INTERFACE




SIM BLOCK



PCAP SPI Interface




NEP JTAG Interface




26 MHz Clock Enable




U800 PC29342




4 Mbyte / 2 Mbyte Stacked Memory



Route JVDD carefully














E2 ROKR_ 8488547Z01_P5C

Service Engineering & Optimization
Level 3 Authorized

Service Engineering & Optimization	2005.12.02
Level 3 Schematics	Rev. 1.0
E2 ROKR	8488547Z01_P5C
	Page 4 of 6





CAMERA FLASH - PLAN B

